Abstract -High-precision analog-to-digital converters (ADC'S) are sought for digital audio and instrumentation and high-speed converters for video applications. Improved methods of converter testing at full speed are needed. This paper describes improved computer-aided ADC characterization methods based on the code density test and spectraf analysis using the fast Fourier transform (FFT). The code density test produces a histogram of the digital output codes of an ADC sampling a known input. The code density can be interpreted to compute the differential and integral nonlinearities, gain error, offset error, and internal noise. Conversion-rate and frequency-dependent behavior can also be measured.
Output samples from an ADC also may be processed with a fast Fourier transform (FFT) algorithm to define the linearity and noise properties of the ADC in the frequency domain. This is analogous to the use of analog spectrum analysis to test digital-to-analog (D/A) converters.
For an ideal ADC, the code density is independent of conversion rate and input frequency. 0018 -9200/84/1200-0820$01 .00 01984 IEEE By increasing the ADC conversion rate and comparing This is the probability that a code will be in bin [i] 1( "-P='l-sin-r=v P(V~, V5) = ; sm (2.6)
The discrete distribution becomes
B. Frequency of Input Waveform
The foundation of the testis that a sine wave is sampled randomly. Sampling at random by its strict definition would be impossible.
What must be done is to assure that the sine wave input is not sampled repetitively at the same level. By choosing the sample frequency to be nonharmonically related to the sine wave frequency, we are assured of this. Any jitter in the sample timing or drift in the oscillator frequency will just tend to randomize the sampling.
The effect of sampling at a frequency harmonically related to the input would be n bins with huge positive differential nonlinearity where n is the ratio of sample to input frequency. This can be easily distinguished from differential nonlinearity by varying either the sample or input frequency since differential nonlinearity is independent of frequency.
For a high-speed converter, the conversion rate lmay exceed the rate at which a computer can assemble the histogram.
It is permissible to use very second or nth ous probability distribution to a discrete distribution: is set up. This says that the measured differential nol nlinearity lies in the range (p -Z.,2U, p + Za,2u) with 1OO(1 -( [( a) percent probability y. a is chosen for the desired confi-
dence level. Z.,2U is the precision to which the measured value differs from the true value p. The derivation of c~and
the subsequent minimum number of samples needed is can be used to compile the histogram provided it has enough n-bit memory for 2" bins and the 1/0 histogram program. Depending on the time needed to compute the ADC transitions and the availability of a high-level language, the characterization could be computed on the same machine. In our work, once a histogram is completed, it is written to a UNIX file on a VAX 11-750 where the nonlinearity computations are carried out.
IV.
SOFTWARE FOR A/D CONVERTER TESTING
The software is used in two stages. Speechlab is used to take the histogram and JADE to~ompute the ADC errors. Speechlab is a general-purpose program written in C for an LSI-11 to do analog 1/0 via an ADC and DAC, as well as digital 1/0 through a DRV-11 parallel 1/0 board.
A modified version of Speechlab is used to gather data to test ADC'S. Originally input data were stored sequen- tially in memory so only 64K samples could be taken. This is barely enough for testing an 8 bit ADC.
The main modification was to use the digital code as a pointer to a memory location used as a counter as shown in Fig. 2 .
Incrementing that counter each time it is accessed forms the histogram.
A future improvement will be to write the data input and histogram routine in Assembly language rather than C to improve upon the 9 kHz data input rate by approximately a factor of 2.
Program JADE does the ADC analysis from the histogram data and is shown functionally in Fig. 3 . It is written in C and runs on a UNIX system. In computing the differential nonlinearity, substituting (2.7) into (2.1) for P(i) is unfeasible and incorrect.
It is unfeasible since the amplitude of the sine wave A must be known tith great precision because the differential nonlinearity calculation is a very strong function of A.
To see the accuracy and precision to which A must be known, assume a perfect ADC. Now if A is thought to be equal to full scale, a certain number of codes is expected in The spectrum of the output will contain the input sine wave, quantization error, and any harmonic distortion caused by integral nonlinearity.
The theoretical signal-tonoise ratio is (6rI + 1.8) dB [4] . If the harmonic distortion is more than 6n dB below the fundamental amplitude, the error caused by integral nonlinearity can be concluded to be less than 1 bit and therefore negligible.
The input frequency must be chosen so that harmonics aliased into the baseband do not add to the fundamental.
The raw data from the ADC were modified by a "Harming window"
[5] to reduce the effects of truncating a sine wave before a FFT. If the sampled data contairi an integral number of periods of the input sine wave, the FFT will be accurate. If the samples contain a fraction of a sine wave period, the FFT will have gross distortions.
VI. TESTING FOR SPECIFIC APPLICATIONS
The specific application and nonlinearity errors of the ADC should dictate the type of test to be performed. If the application is for instrumentation, the quantity to be tested is differential and integral nonlinearity so the code density test is appropriate.
If the use is in a digital audio system, the appropriate tests would be in the frequency domain. The FFT would be interpreted for harmonic distortion, frequency response, S/N, etc. The code density test is most sensitive to differential nonlinearity errors, while an FFT test is most sensitive to integral nonlinearity errors. Thus, the type of error to be Fig. 4(a) and (b). There are no differential nonlinearities greater than 1/4 bit; thus, the integral nonlinearity is smooth and is never greater than 2 bits. Manufacturers will often pass a best-fit-line through this integral nonlinearity plot and claim + 1 LSB integral nonlinearity with a gain and offset error. There is no pattern to the errors that are from random mismatches in the resistor string.
With only 5000 samples, the integral nonlinearity is no longer smooth, but has the same shape and approximately the same worst case error. However, the differential nonlinearity has a large degree of uncertainty, but the major nonlinearities are visible. For the 12 bit, R-2R ADC, the major carries are clearly visible where the integral nonlinearity jumps 1 bit. The differential nonlinearity in Fig. 5(a) shows large spikes that correspond to resistor mismatches. The other errors appear periodic since the resistors with untrimmed, random errors are used repeatedly over the range of the ADC. This is in contrast to the resistor string where each resistor is used once; hence, the errors are not periodic. The 15 bit self-calibrating ADC with capacitor-array main DAC and resistor-string sub-DAC differential nonlinearity plot is shown in Fig. 6 .
A. FFT Test Results
The 12 bit R-2R ADC was used for the FFT test. 
VIII. COMPARISON TO CLASSICAL TESTING
A classical ADC test is shown conceptually in Fig. 8 With a histogram of 1000 counts per bin, for 99 percent confidence with 0.1 bit precision, it will take 9 rnin to take the data at a 8 kHz input rate. For production testing, the confidence level and precision can be reduced to 95 percent and 0.25 bit precision, decreasing the number of samples needed and the testing time by a factor of 10. Fig. 9 shows the tradeoffs among confidence level, precision, and the number of samples required. The testing time can also be reduced by taking the data faster since the rate is currently limited by the minicomputer, not the ADC under test.
IX. D/A CONVERTER TESTING
To test D/A converters, a dual of the histogram test is sought. This would be a number generator input to the DAC and a device quantizing the analog output and counting the number of occurrences of each output to get a histogram.
But the quantization is done by an ADC, and has the same disadvantages as using a DAC to test the ADC'S, that is, speed, precision, and noise.
However, a dual of the FFT test is an analog spectrum analysis. Input a digital since wave to the DAC and look at the spectrum. Ideally, there will be the fundamental, quantization noise, and harmonic distortion. The level of harmonic distortion is related to the nonlinearity of the DAC transfer curve just as integral nonlinearity in the ADC was deduced from a FFT.
X. SUMMARY
The code density test produces a histogram of the digital output codes of an ADC sampling a known input. The code density is used to compute the voltage transition levels that characterize the ADC. This test is completely general in that it tests high-precision and high-speed converters. It is superior to a traditional" transition test" since it is done at full speed with a dynamic input and the results do not depend on the accuracy of a DAC or DVM. FFT tests are performed to measure the integral nonlinearity, distortion, and signal-to-noise ratio. Unlike classical test methods, the methods proposed here also test the" sampleand-hold" and can measure the internal noise of the ADC. D/A converters can be tested by a dual of the FFT test, using a digital sine wave input and an analog spectrum analyzer.
APPENDIX
The uncertainty in the differential nonlinearity is the uncertainty in the width of the bin~+~-~. From (4.13), . ACH( i )
_ AdF(CH(Z))AcH(i) 
